芯片簡(jiǎn)介
R128是一顆專為“音視頻解碼”而打造的全新高集成度 SoC,主要應(yīng)用于智能物聯(lián)和專用語音交互處理解決方案。
單片集成 MCU+RISCV+DSP+CODEC+WIFI/BT+PMU,提供生態(tài)配套成熟、完善的用于系統(tǒng)、應(yīng)用和網(wǎng)絡(luò)連接開發(fā)的高效算力;
集成 8MB/16MB/32MB PSRAM,為音視頻解碼、大容量存儲(chǔ)、掃碼以及網(wǎng)絡(luò)連接提供充裕的高容量、高帶寬的內(nèi)存支持;
擁有豐富的音頻接口 IIS/PCM、OWA、DMIC、LINEOUT、MICIN 以及通用通訊接口 IIC、UART、SDIO、 SPI、ISO7816卡接口;同時(shí)支持 U 盤、SD卡、IR-TX/RX;
內(nèi)置 LDO、GPADC、LEDC,簡(jiǎn)化系統(tǒng)方案設(shè)計(jì),降低 BOM成本。
芯片應(yīng)用場(chǎng)景
芯片實(shí)物圖
芯片框圖
芯片特性簡(jiǎn)介
- XuanTie 64 bit RISC V C 906 CPU , up to 480 MHz - HiFi5 Audio DSP up to 400 MHz - Arm M33 Star MCU , up to 192 MHz - Memories - 1MB SRAM - SiP 8 MB/16 MB Flash - 8 MB H S PSRAM in R128 S 1 - 8 MB LS PSRAM & 8 MB HS PSRAM in R128 S2 - 32 MB HS PSRAM in R128 S3 - 2048 bit efuse - Image and Graphics - Supports Graphic 2D accelerator with rotate, mixer, and 4 layers - Supports RGB output interface, up to 1024 x 768 @60 fps - Supports display engine - Video Input - 8 bit parallel CSI interface - Supports both online and offline mode for JPEG encoder - Supports JPEG encoder, 1920 x 108 8 - Analog Audio Codec - 2 DAC channels 24 bit audio codec for R128 S1 and R128 S2 - 1 DAC channel 24 bit for R128 S3 - 3 ADC channels - Supports USB audio playback - Up to 119 dB SNR during DAC playback path (signal through DAC and lineout with A weighted filter) - Up to 98 dB SNR during ADC record path (signal through PGA and ADC with A weighted filter) - One I2S/TDM/PCM external inte rface (I2S0 - Security Engine - Symmetrical algorithm: AES, DES, 3DES - Hash algorithm: MD5, SHA1, SHA224, SHA256, SHA384, SHA512, HMAC - Asymmetrical algorithm: RSA512/1024/2048bit - S upports TRNG - External Peripherals - One USB 2.0 DRD - Up to 3 UART controllers (UART 0, UART1, UART2) - Up to 2 SPI controllers (SPI0, SPI1) - Up to 2 TWIs - One CIR RX and one CIR TX - Up to 8 PWM channels (PWM[ 7 0 - Up to 7 GPADC input channels (R128 S1 & R128 S2)/8 channels (R128 S3) - One LEDC used to control the external intelligent control LED lamp - Package - QFN80, 0.35 mm pitch, 8 mm x 8 mm body
不同版本芯片的區(qū)別
R128 共有R128-S1、R128-S2 和R128-S3 三個(gè)型號(hào),各型號(hào)具體配置差異如下表:
Contents | R128-S1 | R128-S2 | R128-S3 |
CPU | M33 + C906 | M33 + C906 | M33 + C906 |
DSP | HiFi5 | HiFi5 | HiFi5 |
PSRAM | 8MB HS-PSRAM | 8MB HS-PSRAM + 8MB LS-PSRAM | 32MB HS-PSRAM |
FLASH | 8MB | 16MB | / |
DAC |
2 Audio DAC LINEOUTLP/N LINEOUTRP/N |
2 Audio DAC LINEOUTLP/N LINEOUTRP/N |
1 Audio DAC LINEOUTLP/N |
GPADC Channels | 7 | 7 | 8 |
Package | QFN80 8*8mm 0.35pitch | QFN80 8*8mm 0.35pitch | QFN80 8*8mm 0.35pitch |
請(qǐng)注意,R128-S1、R128-S2引腳封裝是相同的,而 R128-S3 與R128-S1、R128-S2是不同的。具體請(qǐng)參照芯片參數(shù)章節(jié)
審核編輯:湯梓紅
-
芯片
+關(guān)注
關(guān)注
462文章
53227瀏覽量
454803 -
mcu
+關(guān)注
關(guān)注
147文章
18408瀏覽量
380021 -
soc
+關(guān)注
關(guān)注
38文章
4481瀏覽量
226635 -
硬件開發(fā)
+關(guān)注
關(guān)注
3文章
180瀏覽量
25000
發(fā)布評(píng)論請(qǐng)先 登錄
DshanMCU-R128s2-DEVKIT應(yīng)用開發(fā)案例

基于DShanMCU-R128s2-DevKit開發(fā)智能手表

DshanMCU-R128s2芯片參數(shù)
DshanMCU-R128s2芯片手冊(cè)與資料
DshanMCU-R128s2 R128 模組

DshanMCU-R128s2 R128 DevKit 開發(fā)板

DshanMCU-R128s2 SDK 架構(gòu)與目錄結(jié)構(gòu)

DshanMCU-R128s2 Hello World!

DshanMCU-R128s2 配置引腳復(fù)用
DshanMCU-R128s2啟動(dòng)與資源劃分

DshanMCU-R128s2硬件設(shè)計(jì)指南

評(píng)論